

AMENDMENTS TO THE CLAIMS

1. (Amended) An apparatus for detecting a fault condition in a differential signal having a valid common-mode voltage, comprising:

an input buffer circuit that is arranged to produce a first buffered signal and second buffered signal in response to the differential signal;

a first comparator circuit that is arranged to produce a first signal in response to the first buffered signal and a first reference signal;

an integrator that is arranged to provide a first integrated signal in response to the first buffered signal, and the first comparator circuit is arranged to produce the first signal in response to the first integrated signal and the first reference signal, whereby the integrator operates as a speed trap, and wherein the integrator includes a level shifter circuit and a capacitance circuit, the level shifter circuit providing isolation between the input buffer circuit and the capacitance circuit, and the capacitance circuit is arranged to average the first buffered signal;

a second comparator circuit that is arranged to produce a second signal in response to a second buffered signal and second reference signal; and

an output circuit that is arranged to produce a fault detection signal in response to the first signal and the second signal, whereby the fault detection signal indicates the fault condition that is due to at least one of a short condition, an open condition, and a termination by abnormal means.

2. (Original) An apparatus as in Claim 1, wherein the first reference signal and the second reference signal are the same.

3. (Cancelled) An apparatus as in Claim 1, further comprising an integrator that is arranged to provide a first integrated signal in response to the first buffered signal, and the first

comparator circuit is arranged to produce the first signal in response to the first integrated signal and the first reference signal, whereby the integrator operates as a speed trap.

4. (Cancelled) An apparatus as in Claim 3, wherein the integrator includes a level shifter circuit and a capacitance circuit, the level shifter providing isolation between the input buffer circuit and the capacitance circuit, and the capacitance circuit is arranged to average the first buffered signal.

5. (Amended) A method for detecting a fault condition in a differential signal having a valid common-mode voltage, the method comprising:

producing a first buffered signal and a second buffered signal in response to the differential signal;

generating a first signal when the amplitude of the first buffered signal meets a first predetermined criteria;

employing an integrator to generate a first integrated signal in response to the first buffered signal, and the generation of the first signal occurs in response to the first integrated signal and the first reference signal, and wherein a level shifter provides for isolation between the first and second buffered signals and a capacitance circuit that is arranged to average the first buffered signal;

generating a second signal when the amplitude of the second buffered signal meets a second predetermined criteria; and

producing a fault detection signal in response to the first signal and the second signal, wherein the fault detection signal indicates the fault condition when the amplitude of the differential signal is below a predetermined amplitude level.

6. (Original) A method as in Claim 5, wherein the first predetermined criteria is the same as the second predetermined criteria.

7. (Original) A method as in Claim 5, wherein the first predetermined criteria corresponds to the first buffered signal being below a predetermined signal level.

8. (Original) A method as in Claim 5, wherein the first predetermined criteria corresponds to the first buffered signal being above a predetermined signal level.

9. (Original) A method as in Claim 5, further comprising averaging at least one of the first buffered signal and the second buffered signal with a corresponding integrator.

10. (Amended) An apparatus for detecting a fault condition in a differential signal having a valid common-mode voltage, comprising:

a buffering means that is arranged to provide a first and second buffered signal in response to the differential signal;

a first comparison means that is arranged to produce a first signal in response to a comparison between the first buffered signal and a first reference signal;

an integration means that is arranged to provide a first integrated signal in response to the first buffered signal, and the first comparison means is arranged to produce the first signal in response to the first integrated signal and the first reference signal, whereby the integration means operates as a speed trap, and wherein the integration means includes a level shifter means and a capacitance means, the level shifter means providing isolation between the buffering means and the capacitance means, and the capacitance means being arranged to average the first buffered signal;

a second comparison means that is arranged to produce a second signal in response to a comparison between the second buffered signal and second reference signal; and

an output means that is arranged to produce a fault detection signal in response to the first signal and the second signal, such that the fault detection signal indicates the fault condition that is due to at least one of a short condition, an open condition, and a termination by abnormal means.

11. (Original) An apparatus as in Claim 1, wherein detecting the fault condition occurs without loading, altering, or disturbing the signal source.

12. (Original) A method as in Claim 5, further comprising detecting the fault condition occurs without loading, altering, or disturbing the signal source.

13. (Original) An apparatus as in Claim 10, wherein detecting the fault condition occurs without loading, altering, or disturbing the signal source.